

Mapping Dense LU Factorization on Multicore Supercomputer Nodes

Jonathan Lifflander[†], Phil Miller[†], Ramprasad Venkataraman[†],
Anshu Arya[†], Terry Jones[‡], Laxmikant Kale[†]

[†]University of Illinois Urbana-Champaign

[‡]Oak Ridge National Laboratory


May 22, 2012


N

N

U

L







Previously factored block




U block



Active panel block



Trailing submatrix block




Previously factored block

A Active panel block

U U block

T Trailing submatrix block




 Previously factored block

 U block

 Active panel block

 Trailing submatrix block




 Previously factored block

 U block

 Active panel block

 Trailing submatrix block



Process grid with 16 cores

0	4	8	12
1	5	9	13
2	6	10	14
3	7	11	15

0	1	2	3
4	5	6	7
8	9	10	11
12	13	14	15

N N

N

0	1	2	3					
4	5	6	7					
8	9	10	11					
12	13	12	15					

N

0	1	2	3	0	1	2	3	
4	5	6	7	4	5	6	7	
8	9	10	11	8	9	10	11	
12	13	12	15	12	13	12	15	

N

0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	12	15	12	13	12	15	12

N

0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	12	15	12	13	12	15	12
N	0	1	2	3				
	4	5	6	7				
	8	9	10	11				
	12	13	12	15				

N

0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	12	15	12	13	12	15	12
N	0	1	2	3	0	1	2	3
	4	5	6	7	4	5	6	7
	8	9	10	11	8	9	10	11
	12	13	12	15	12	13	12	15

N

0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	12	15	12	13	12	15	12
N	0	1	2	3	0	1	2	3
	4	5	6	7	4	5	6	7
	8	9	10	11	8	9	10	11
	12	13	12	15	12	13	12	15

N

0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	12	15	12	13	12	15	12
N	0	1	2	3	0	1	2	3
	4	5	6	7	4	5	6	7
8	9	10	11	8	9	10	11	8
12	13	12	15	12	13	12	15	12
0	1	2	3					

N

0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	12	15	12	13	12	15	12
N	0	1	2	3	0	1	2	3
	4	5	6	7	4	5	6	7
	8	9	10	11	8	9	10	11
	12	13	12	15	12	13	12	15
	0	1	2	3	0	1	2	

N

0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	12	15	12	13	12	15	12
N	0	1	2	3	0	1	2	3
	4	5	6	7	4	5	6	7
8	9	10	11	8	9	10	11	8
12	13	12	15	12	13	12	15	12
0	1	2	3	0	1	2	3	0

Overview

- ▶ *Striding*: vary the amount of locality in the active panel
- ▶ *Rotation*: vary the degree of parallelism in the row/column

- ▶ Testbed implemented in Charm++
 - ▶ Cray XT5: 67% of peak for 8k cores utilizing 75% of memory for the matrix

Testbed

- ▶ Allows easy experimentation with various mappings

```
int map(const int coor[2]) {  
    int gridX = coor[0] % P;  
    int gridY = coor[1] % Q;  
    int proc = gridY * P + gridX;  
    return proc;  
}
```

```
// N/b x N/b array of blocks, b is block size  
CkArrayOptions opts(N/b, N/b);
```

```
// set block to processor mapping  
opts.setMap(map);
```

```
// create parallel array  
luProxy = CProxy_LUBlock::ckNew(opts);
```

Striding

0	4	8	12	0	4	8	12	0
1	5	9	13	1	5	9	13	1
2	6	10	14	2	6	10	14	2
3	7	11	15	3	7	11	15	3
0	4	8	12	0	4	8	12	0
1	5	9	13	1	5	9	13	1
2	6	10	14	2	6	10	14	2
3	7	11	15	3	7	11	15	3
0	4	8	13	0	4	8	13	0


0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	14	15	12	13	14	15	12
0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	14	15	12	13	14	15	12
0	1	2	3	0	1	2	3	0

0-3	node 0	4-7	node 1
8-11	node 2	12-15	node 3

Rank-1 Update Times (ms)

Microarchitecture	Cores/socket performing updates						Efficiency
	1	2	3	4	5	6	
Intel Nehalem-EP	16	22	30	38			42%
AMD Istanbul	17	27	38	50	63	76	22%
IBM Blue Gene/P	19	20	20	22			86%

Weak-Scaled Single-Node Microbenchmark



Striding: a range of values for u

Block-cyclic:

0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	14	15	12	13	14	15	12
0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	14	15	12	13	14	15	12
0	1	2	3	0	1	2	3	0

Block-cyclic with stride ($s = 2$):

0	1	8	9	0	1	8	9	0
2	3	10	11	2	3	10	11	2
4	5	12	13	4	5	12	13	4
6	7	14	15	6	7	14	15	6
0	1	8	9	0	1	8	9	0
2	3	10	11	2	3	10	11	2
4	5	12	13	4	5	12	13	4
6	7	14	15	6	7	14	15	6
0	1	8	9	0	1	8	9	0

Formulæ: augmenting block-cyclic with a stride s

Block-cyclic with striding:

Block-cyclic:

$$m_1 = x \bmod P \quad (\text{x in grid})$$

$$n_1 = y \bmod Q \quad (\text{y in grid})$$

$$f_r(x, y, P, Q) = m_1 Q + n_1 \quad (1)$$

$$f_c(x, y, P, Q) = n_1 P + m_1 \quad (2)$$

$$p = \left\lfloor \frac{y}{Q} \right\rfloor \quad (\text{grid y index})$$


$$m_3 = x \bmod P \quad (\text{x in grid})$$

$$n_3 = y \bmod s \quad (\text{y in subgrid})$$

$$q = \left\lfloor \frac{y \bmod Q}{s} \right\rfloor \quad (\text{subgrid y})$$

$$f_s(x, y, P, Q, s) = m_3 s + n_3 + Psq \quad (3)$$

where $1 \leq s \leq Q$ and s is a factor of Q .



Rotation


Process grid with 24 cores


0	1	2	3	4	5
6	7	8	9	10	11
12	13	14	15	16	17
18	19	20	21	22	23

0	1	2	3
4	5	6	7
8	9	10	11
12	13	14	15
16	17	18	19
20	21	22	23

0	1	2	3	4	5	0	1	2
6	7	8	9	10	11	6	7	8
12	13	14	15	16	17	12	13	14
18	19	20	21	22	23	18	19	20
0	1	2	3	4	5	0	1	2
6	7	8	9	10	11	6	7	8
12	13	14	15	16	17	12	13	14
18	19	20	21	22	23	18	19	20
0	1	2	3	4	5	0	1	2

0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	14	15	12	13	14	15	12
16	17	18	19	16	17	18	19	16
20	21	22	23	20	21	22	23	20
0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8





Rotation: increasing row parallelism

Block-cyclic:

0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	14	15	12	13	14	15	12
16	17	18	19	16	17	18	19	16
20	21	22	23	20	21	22	23	20
0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8

Block-cyclic with rotation ($r = 2$):

0	1	2	3	8	9	10	11	16
4	5	6	7	12	13	14	15	20
8	9	10	11	16	17	18	19	0
12	13	14	15	20	21	22	23	4
16	17	18	19	0	1	2	3	8
20	21	22	23	4	5	6	7	12
0	1	2	3	8	9	10	11	16
4	5	6	7	12	13	14	15	20
8	9	10	11	16	17	18	19	0

Formulæ: augmenting block-cyclic with a rotation r

Block-cyclic:

$$m_1 = x \bmod P \quad (\text{x in grid})$$

$$n_1 = y \bmod Q \quad (\text{y in grid})$$

$$f_r(x, y, P, Q) = m_1 Q + n_1 \quad (4)$$

$$f_c(x, y, P, Q) = n_1 P + m_1 \quad (5)$$

$$p = \left\lfloor \frac{y}{Q} \right\rfloor \quad (\text{grid y index})$$


$$m_2 = (x + pr) \bmod P \quad (\text{x in grid})$$


$$n_2 = y \bmod Q \quad (\text{y in grid})$$

$$f_{rotRow}(x, y, P, Q, r) = m_2 Q + n_2 \quad (6)$$

$$f_{rotCol}(x, y, P, Q, r) = n_2 P + m_2 \quad (7)$$

Block-cyclic with rotation:





Combining striding and rotation

Block-cyclic:

0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8
12	13	14	15	12	13	14	15	12
16	17	18	19	16	17	18	19	16
20	21	22	23	20	21	22	23	20
0	1	2	3	0	1	2	3	0
4	5	6	7	4	5	6	7	4
8	9	10	11	8	9	10	11	8

Block-cyclic with striding and rotation:

0	1	12	13	4	5	16	17	8
2	3	14	15	6	7	18	19	10
4	5	16	17	8	9	20	21	0
6	7	18	19	10	11	22	23	2
8	9	20	21	0	1	12	13	4
10	11	22	23	2	3	14	15	6
0	1	12	13	4	5	16	17	8
2	3	14	15	6	7	18	19	10
4	5	16	17	8	9	20	21	0

Formulæ: augmenting parameters r and s

Block-cyclic with striding and rotation:

Block-cyclic:

$$m_1 = x \bmod P \quad (\text{x in grid})$$

$$n_1 = y \bmod Q \quad (\text{y in grid})$$

$$f_r(x, y, P, Q) = m_1 Q + n_1 \quad (8)$$

$$f_c(x, y, P, Q) = n_1 P + m_1 \quad (9)$$

$$p = \left\lfloor \frac{y}{Q} \right\rfloor \quad (\text{grid y index})$$

$$m_4 = (x + pr) \bmod P \quad (\text{x in grid})$$

$$n_4 = y \bmod s \quad (\text{y in grid})$$

$$q = \left\lfloor \frac{y \bmod Q}{s} \right\rfloor \quad (\text{subgrid y})$$

$$f_{sr}(x, y, P, Q, r, s) = m_4 s + n_4 + Psq \quad (10)$$

Data Movement Overhead

Number of Cores	528	2112
Factorization Time (seconds)	653.3	1427.4
Data Movement Time (seconds)	12.4	14.1
Total Time (seconds)	665.7	1441.5
Data Movement Percentage of Total	1.9%	1.0%

Conclusion

- ▶ Performance compared to best square grid
 - ▶ *Striding*: 8% performance increase
 - ▶ *Rotation*: 3% performance increase
 - ▶ Combined: 11% performance increase, corresponding to a 7% increase in peak performance
- ▶ With memory usage constant at about 75% on Cray XT5:
 - ▶ About 67% of peak from 120 cores to 8064 cores
- ▶ Future work
 - ▶ Recursive panel factorization
 - ▶ Communication-avoiding

