

# Automating Topology Aware Mapping for Supercomputers

#### Abhinav Bhatele, Gagan Gupta Laxmikant V. Kale





### **Application Topologies**













### Interconnect Topologies

- Three dimensional meshes
  - 3D Torus: Blue Gene/L, Blue Gene/P, Cray XT4/5
- Trees
  - Fat-trees (Infiniband) and CLOS networks (Federation)
- Dense Graphs
  - Kautz Graph (SiCortex), Hypercubes
- Future Topologies?
  - Blue Waters, Blue Gene/Q







# The Mapping Problem

- Applications have a communication topology and processors have an interconnect topology
- Definition: Given a set of communicating parallel "entities", map them on to physical processors to optimize communication
- Goals:
  - Balance computational load
  - Minimize communication traffic and hence contention



### Scope of this work

- Currently we are focused on 3D mesh/torus machines
- For certain classes of applications



# Application specific mapping



A. Bhatele, E. Bohm, and L.V. Kale. A Case Study of Communication Optimizations on 3D Mesh Interconnects. In Euro-Par, LNCS 5704, pages 1015–1028, 2009. Distinguished Paper Award.

A. Bhatele, L.V. Kale and S. Kumar, Dynamic Topology Aware Load Balancing Algorithms for Molecular Dynamics Applications, In 23rd ACM International Conference on Supercomputing (ICS), 2009.

## Application specific mapping



A. Bhatele, E. Bohm, and L.V. Kale. A Case Study of Communication Optimizations on 3D Mesh Interconnects. In Euro-Par, LNCS 5704, pages 1015–1028, 2009. Distinguished Paper Award.

A. Bhatele, L.V. Kale and S. Kumar, Dynamic Topology Aware Load Balancing Algorithms for Molecular Dynamics Applications, In 23rd ACM International Conference on Supercomputing (ICS), 2009. î



# Automatic Mapping

- Obtaining the processor topology and the application communication graph
- Pattern matching to identify regular patterns
  - 2D/3D near-neighbor communication
- A suite of heuristics: the right strategy invoked depending on the communication scenario:
  - Regular communication
  - Irregular communication

# **Topology Discovery**

- Topology Manager API: for 3D interconnects (Blue Gene, XT)
- Information required for mapping:

- Physical dimensions of the allocated job partition
- Mapping of ranks to physical coordinates and vice versa
- On Blue Gene machines such information is available and the API is a wrapper
- On Cray XT machines, jump several hoops to get this information and make it available through the same API

# Application communication graph

- Several ways to obtain the graph
- MPI applications:

- Graph obtained from a run can only be used in a subsequent run
- Profiling tools (IBM's HPCT tools)
- Charm++ applications:
  - Instrumentation at runtime
  - Enables dynamic mapping for changing communication graphs

### Pattern Matching

• We want to identify simple communication patterns





Pattern matching to identify simple communication patterns such as 2D/3D near-neighbor graphs

### **Communication Graphs**

• Regular communication:

- POP (Parallel Ocean Program): 2D Stencil like computation
- WRF (Weather Research and Forecasting model): 2D Stencil
- MILC (MIMD Lattice Computation): 4D near-neighbor
- Irregular communication:
  - Unstructured mesh computations: FLASH, CPSD code
  - Many other classes of applications



## Mapping Regular Graphs

Maximum Overlap (MXOVLP) Object Graph: 7 x 4 Processor Graph: 4 x 7 Expand from Corner (EXCO) Affine Mapping (AFFN) •



## Mapping Regular Graphs

• Maximum Overlap (MXOVLP)

Object Graph: 7 x 4 Processor Graph: 4 x 7



• Expand from Corner (EXCO)





## Mapping Regular Graphs

• Maximum Overlap (MXOVLP)

Object Graph: 7 x 4 Processor Graph: 4 x 7

• Expand from Corner (EXCO)





## Mapping Regular Graphs

• Maximum Overlap (MXOVLP)

Object Graph: 7 x 4 Processor Graph: 4 x 7

• Expand from Corner (EXCO)





## Mapping Regular Graphs

• Maximum Overlap (MXOVLP)

Object Graph: 7 x 4 Processor Graph: 4 x 7

• Expand from Corner (EXCO)





## Mapping Regular Graphs

• Maximum Overlap (MXOVLP)

Object Graph: 7 x 4 Processor Graph: 4 x 7

• Expand from Corner (EXCO)





## Mapping Regular Graphs

• Maximum Overlap (MXOVLP)

Object Graph: 7 x 4 Processor Graph: 4 x 7

• Expand from Corner (EXCO)





## Mapping Regular Graphs

• Maximum Overlap (MXOVLP)

Object Graph: 7 x 4 Processor Graph: 4 x 7

• Expand from Corner (EXCO)





## Mapping Regular Graphs

• Maximum Overlap (MXOVLP)

Object Graph: 7 x 4 Processor Graph: 4 x 7

• Expand from Corner (EXCO)



### Example Mapping



#### Object Graph: 6 x 11 Processor Graph: 11 x 6



## Example Mapping



#### Object Graph: 6 x 11 Processor Graph: 11 x 6



### Example Mapping



#### Object Graph: 6 x 11 Processor Graph: 11 x 6



### Example Mapping



#### Object Graph: 6 x 11 Processor Graph: 11 x 6



### Example Mapping



#### Object Graph: 6 x 11 Processor Graph: 11 x 6



## Example Mapping



#### Object Graph: 6 x 11 Processor Graph: 11 x 6



## Example Mapping



#### Object Graph: 6 x 11 Processor Graph: 11 x 6



### Example Mapping



#### Object Graph: 6 x 11 Processor Graph: 11 x 6



### Example Mapping



#### Object Graph: 6 x 11 Processor Graph: 11 x 6





#### Different mapping solutions

Object graph of 14 x 6 to processor graph of 7 x 12



Algorithms in order: MXOVLP, MXOV+AL, EXCO, COCE, AFFN, STEP

### **Evaluation Metric: Hop-bytes**

 Weighted sum of message sizes where the weights are the number of links traversed by each message

$$HB = \sum_{i=1}^{n} d_i \times b_i$$

d<sub>i</sub> = distance b<sub>i</sub> = bytes n = no. of messages

- Indicator of the communication traffic and hence contention on the network
- Previously used metric: maximum dilation

 $d(e) = \max\{|i - k| + |j - m|\}$ 

#### Evaluation



#### Results:WRF

- Performance improvement negligible on 256 and 512 cores
- On 1024 cores:

(III)

- Hops reduce by: 64%
- Time for communication reduces by 45%
- Performance improves by 17%



(8)

17

26

35

44

53

62

(71)

( 80 )

( 89 )

## Mapping Irregular Graphs



**Object graph: 90 nodes** 

(III)

#### Two different scenarios

- There is no spatial information associated with the node
  - Option I:Work without it

- Option 2: If we know that the simulation has a geometric configuration, try to guess the structure of the graph
- We have geometric coordinate information for each node
  - Use coordinate information to avoid crossing of edges and for other optimizations

### No coordinate information

• Breadth first traversal (BFT)

- Start with a random node and one end of the processor mesh
- Map nodes as you encounter them around the centroid of their mapped neighbors
- Max heap traveral (MHT)
  - Start with a random node and one end/center of the mesh
  - Put neighbors of a mapped node into the heap (node at the top is the one with maximum mapped neighbors)
  - Map elements in the heap one by one around the centroid of their mapped neighbors

### Mapping visualization





BFT



## With coordinate information

#### • Affine Mapping (AFFN)

- Stretch/shrink the object graph (based on coordinates of nodes) to map it on to the processor grid
- In case of conflicts for the same processor, spiral around that processor
- Corners to Center (COCE)
  - Use four corners of the object graph based on coordinates
  - Start mapping simultaneously from all sides
    - Either a simple BFT-type scheme
    - Or a MHT-style heuristic

## Mapping visualization





AFFN

#### COCE



### Results: simple2D





# **Completely Distributed Mapping**

- Problem (in content of Charm++):
  - n objects to be placed on p processors (n much greater than p)
  - Computational loads of objects are distributed
  - Each object should make its decision by itself
- Start with simple cases:

- ID ring communication
- 2D stencil communication

## Distributed strategies

• ID ring to a line:

- Perform a parallel prefix sum between chares and send total load to all objects (chares)
- Each chare now decides which processor it should be on
- 2D stencil to a 2D mesh:
  - Linearize using Hilbert ordering
  - Perform ID parallel prefix
- Or perform a parallel prefix in 2D (on all rows and columns)
  - Gives (x, y) coordinates for processor on which the node should go

# Summary and Future Work

- Developing an automatic mapping framework
  - Topology discovery: Topology Manager API
  - Pattern matching

- Regular graphs
- Irregular graphs
- Suite of heuristics for mapping
- Completely distributed strategies
- Topology aware hierarchical load balancers (NAMD)