

Preparing for Extreme Heterogeneity in High Performance Computing

Jeffrey S. Vetter

With many contributions from FTG Group and Colleagues

18th Annual Workshop on Charm++ and its Applications October 20, 2020 University of Illinois at Urbana-Champaign (Virtual)

ORNL is managed by UT-Battelle, LLC for the US Department of Energy





http://ft.ornl.gov

vetter@computer.org

Highlights

Recent trends in computing paint an ambiguous future for architectures

- Contemporary systems provide evidence that power constraints are driving architectures to change rapidly
- Multiple architectural dimensions are being (dramatically) redesigned: Processors, node design, memory systems, I/O
- Entering an era of Extreme Heterogeneity
- Complexity is our main challenge

Applications and software systems are all reaching a state of crisis

- Applications will not be functionally or performance portable across architectures
- Programming and operating systems need major redesign to address these architectural changes
- Procurements, acceptance testing, and operations of today's new platforms depend on performance prediction and benchmarking.
- This is a crisis!

Programming systems must provide performance portability (beyond functional portability)!!

- Strive for 'Write once, run anywhere'
- Descriptive models of parallelism and data movement
- Introspective runtime systems
- Layered, modular, open source approaches required
- Examples
 - ECP investments in LLVM
 - FORTRAN with GPU offloading
 - Programming FPGAs
 - Without Verilog
 - Memory systems are changing too
 - Language support for NVM



Time for a short poll...



History (circa 2010)

Q: Think back 10 years. How many of you would have predicted that many of our top HPC systems would be heterogeneous (GPU-based) architectures?





Future (circa 2030)

Q: Think forward 10 years. How many of you predict that our top 100 HPC systems will have the following architectural features?

Assume general purpose multicore CPU

GPU

FPGA/Reconfigurable processor

Neuromorphic processor

Deep learning processor

Quantum processor

RISC-V processor

Some new unknown processor

All/some of the above in one SoC



Implications for Science Applications Teams

Q: Now, imagine you are building a new application with an expected ~3M LOC and 20 team members over the next 10 years. What on-node programming model/system do you use to future-proof your app?

Assume C and C++ (?)

Fortran XX

Metaprogramming, DSEL, etc (e.g., AMP, Kokkos, RAJA, SYCL)

CUDA, cu***, HIP, OpenCL

Directives: OpenMP, OpenACC

Python, Julia, Rust, R, Matlab, etc

Domain Specific Language (e.g., Claw, Hallide, PySL) or Domain Specific Framework (e.g., PetSc, AMReX)

Legion, Charm++, HPX, etc

Some new unknown programming approach

Some combination of the above



Motivating Trends



News & Analysis Foundries' Sales Show Hard Times

Foundries' Sales Show Hard Times			Number of Foundries with a Cutting Edge Logic Fab									
Continuing							j	- 99				
Peter Clarke SEMICONDUCTOR ENGINEERING N		SilTerra							13 Dec 2019 20:20 GMT			1
5/23/2016 09:33 P Home - Manufacturing, Design & Test > Uncertainty Grows For Son, 3om		X-FAB					T	SMC's 5-N	anometer	Proces	ss on	
2 comments		Dongbu HiTek						Track for	First Half	of 202	0	
Incertainty Grows For 5nm, 3nm		ADI	ADI				Dev	ices are 15 perce	ent faster, 30 pe efficient	ercent moi	re energy	7
🐔 💽 in 🗤 🐼 💽 🐏 14 Nanosheets and nanowire FETs under development, but		Atmel	Atmel						By Samuel K. Moore			
LONDONTaiwan costs are skyrocketing. New packaging options could artial		Rohm	Rohm Sanvo				4				-	
semiconductor se market slow down		Sanyo Mitsubishi	Mitsubishi									
As several chipmakers ramp up their 10nm finFET processes, with 7nm just around the corner, R&D has begun signi		ON	ON									
those they achieve for 5nm and beyond. In fact, some are already moving full speed ahead in the arena.		Hitachi	Hitachi								15	
TSMC and UMC a TSMC recently announced plans to build a new fab in Taiwan e of s		Cypress	Cypress	Cypress				- Maria				
eetasia.com	Samsung to Invest \$115 Billion in	Sony	Sony	Sony								
GlobalFoundries Forfeit 7nm	Foundry & Chip Businesses by	Infineon	Infineon	Infineon					2011		N =	
Manufacturing - EE Times Asia	2030	Sharp	Sharp	Sharp								
	2000	Freescale	Freescale	Freescale				iwan Semiconductor Manufacturi rformance enhancement : lue to the inclusion of a "h				
Intel's 10nm is Broken		Renesas (NEC)	Renesas	Renesas	Renesas	Renesas	wouldn	't reveal.				
SAN	37 t makers of	SMIC	SMIC	SMIC	SMIC	SMIC						
^{the b} Delayed Until 2019	COMMENTS ling developed		Toshiba	Toshiba	Toshiba	Toshiba						
Globa		Fujitsu	Fujitsu	Fujitsu	Fujitsu	Fujitsu						
subsi	than t by Paul Alcorn April 26, 2018 at 6:30 PM US Government's Aur				11	TI	Dessesia					
DESIGNLINES WIRELESS AND NETWORKING DESIGNLINE	Delayed Due to	Intel's 7nm Set	tback		asonic	Panasonic STM	Panasonic STM					
Clobal Equip drive S				MC	UMC	UMC						
GlobalFoundries So	supercomputer will co	ome onlir	ie later th	an mu BM	IBM	IBM	IBM					
Business to Marvel				oundries	GF	GF	GF	GF				
		omments (7)			nsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	
By Dylan McGrath, 05.20.19 📁 1					Змс	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	
sh Another Step Toward the End		-	-	ntel	Intel	Intel	Intel	Intel	Intel	Intel	Future	
Moore's Law	its		==		nm	45 nm/40 nm	22 nm/28 nm	22 nm/20 nm	16 nm/14 nm	10 nm	7.000	5 nm
4	business to Marvell					40 IIII/40 IIM	52 IIII/20 IIM	22 mm/ 20 mm	10 mm/ 14 mm	10 nm	7 nm	5 1111
Samsung and TSMC move to	pree-phase	LU IOLATORY										

Business climate reflects this uncertainty, cost, complexity, consolidation

designlines wireless & NETWORK	Intel t	o acquire Altera for \$54 a		itel's Arduous Journey to 10 nm, Moore's Law Comes Short
Blog	share			timer, Technical Advisor, Red Oak Consulting August 30, 2018 11:83 CEST
IC Mere designlines AUTON	IOTIVE	³ Avago Agrees to Buy Broadcom for \$3	37 Billion	SANDISK COMPLETES ACQUISITION OF FUSION
Dylan McGra		By MICHAEL J. de la MERCED and CHAD BRAY MAY 28, 2015	With a	In the second se
12/2/2015 10:1: 1 comments News & Analysis			facing	JUL 22 2014
	les Show Hard Times			AC Western Digital Now A Storage Powerhouse With
With the ann Continuing PMC-Sierra,	Tech giant ARM Holding	es sold to	N	SanDisk Acquisition
acquisitions Peter Clarke	Japanese firm for £24bn		Qualcomm to Acquire N \$38.5 Billion	Image Image <td< td=""></td<>
The wave of 5/23/2016 09:33 PM EDT semiconduct 2 comments		o sell 25% of Arm to Saudi-backed	by CHAD BRAY and QUENTIN HARDY OCT. 27, 2016	Broadcom acquires Brocade in \$5.9 billion deal president
SEMICONDUCTOR ENGINEERING	Britain's largest tech firm, which : fund	o sell 25% of Arm to Saudi-Dacked	Chie Leducter In Danielle Sheinking	Posted 1 hour ago by Ron Miller (qron_miller) solutions
Home > Manufacturing, Design & Test > Uncertainty Grows For Snm, 3nm	deal including UK jobs guarantee	irgest tech company into \$100bn Vision Func		AWKON
#BUSINESS NEWS N Uncertainty Grows For	OVEMBER 19, 2017 / 7:57 PM / UPDATED 21 MINUTES AGO			
	l Technology to buy rival	Bank		
f y in 797 G 🕁 🕂 74	ker Cavium for \$6 billion	Bank		TOSHIBA
costs are skyrocketing. New packaging options cou CIIPIIId provide an alternative.	ker Cavium for 50 bittion	Rank	exclusive	
december 197H-2016- BY: MARK LAPEOUS	e		elenkopf, th	
As several processes, News & Analysis		s Becoming an AI Chip		ell 'minority stake' in chip business to
for Snm ar speed ahe. TSMC Grows Share of Foundry	Marvell Technology (Maker, Sp	eeding Alexa Responses	Semico chip ind	
	al Cavium Inc (CAVN By Aaron Tilley Feb. 12, 2018 7:00 A	NPST · Comments by Yonatan Raz-I	ox Stakes for \$6.9 B	Illion NEW AT AMAZON: ITS
manufactu out in 2021 Repercussions of Samsung's bu Press Relea	ase	chip designed for artificia By Doug Black	A D' ALL AND A D'	OWN CHIPS FOR
	dia To Acquire Chip	thardware powered by An ith Amazon's plans. The c		CLOUD COMPUTING
Both 5nm for 1/2/2/10/03/30 AW ED T	igner Arm Holdings	t more quickly to comman March 11, 2019 ad on the device than in th		c01
are alike. Tweet in Share 20 G+ Froi	m SoftBank for as	The long Technology	ial in Talles to F	
chipmaker TAIPEI — Taiwan Semiconductor Manufactur Muc	ch as \$40 Billion			Buy Rival Xilinx in
of course, of better than expected demand for smartph Jorn in th	Sept. 21, 2020 at 1:52 p.m. ET	empeting with companies reported \$30 Billion	i Deal	
production quarter. sources. In			EDT Updated on October 9, 2020, 10:	27 AM EDT
sources sa "In the third quarter, we gained market share is extenctechnology nodes," according to TSMC Co-C The MarketW	latch News Department was not involved in the creation of this content	Nvidia h Broadco Atakeover of Xilinx could be va	llued at about \$30 billion	Une ON BLOOMEERG Watch Live TV > Biometherg Television
speaking at a Taipei event to announce the c				Listen to Live Radio >

Sixth Wave of Computing



http://www.kurzweilai.net/exponential-growth-of-computing



Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices



Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices



Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices



Quantum computing: Qubit design and fabrication have made recent progress but still face challenges

Science 354, 1091 (2016) - 2 December

A bit of the action

In the race to build a quantum computer, companies are pursuing many types of quantum bits, or qubits, each with its own strengths and weaknesses.



Note: Longevity is the record coherence time for a single qubit superposition state, logic success rate is the highest reported gate fidelity for logic operations on two qubits, and number entangled is the maximum number of qubits entangled and capable of performing two-qubit operations. The National Academies of SCIENCES • ENGINEERING • MEDICINE

CONSENSUS STUDY REPORT

QUANTUM COMPUTING Progress and Prospects



FIGURE 7.4 An illustration of potential milestones of progress in quantum computing. The arrangement of milestones corresponds to the order in which the committee thinks they are likely to be achieved; however, it is possible that some will not be achieved, or that they will not be achieved in the order indicated.

INATIONAL LADORATORY

http://nap.edu/25196

Fun Question: when was the field effect transistor patented?

Lilienfeld patents field effect transistor, **October 8, 1926**

Jessica MacNeil -October 08, 2018 6 Comments

On this day in tech history, JE Lilienfeld filed a patent for a threeelectrode structure using copper-sulfide semiconductor material, known today as a field-effect transistor.

Lilienfeld's patent for a "method and apparatu electric currents" was granted on January 28, 1

According to the patent, his invention was for flow of electric current between two terminals conducting solid by establishing a third potent amplification of oscillating currents like those

- Infilia-



INVENTOR

Julius Edgar Lilienfeld

Moral of this story It may take decades for a new technology to be manufacturable, economical, and usable, if ever.

Google Patents

Images (1)

lilienfeld controlling electric curre 🖓 🤝

manufacturing processes therefor

← Back to results / controlling; electric; currents; Assignee: lilienfeld;

Method and apparatus for controlling electric currents

H01L29/78681 Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te

US1745175A United States						
 Download PDF Find Prior Art Similar 						
Inventor: Lilienfeld Julius Edgar						
Worldwide applications						
Application US140363A events ⑦						
1925-10-22 • Priority to CA272437T						
1926-10-08 • Application filed by Lilienfeld Julius Edgar						
1930-01-28 • Application granted						
1930-01-28 • Publication of US1745175A						
1947-01-28 • Anticipated expiration						
2020-02-16 • Application status is Expired - Lifetime						

1 of 25 < >



Fia.

⁵¹ transistor--October-8--1926

junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep

Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more effectively for specific workloads
- Integrate components to boost performance and eliminate inefficiencies
- Workload specific memory+storage system design

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices



Various Markets already Experiencing these Architectural Trends

Qualcomm 855 SoC (SM8510P) Snapdragon[™]

Experimental Computing Lab (ExCL) managed by the ORNL Future Technologies Group





New Tensor Xccelerator for Al Apps: Al, Voice Assistance, AV codecs

Vulkan, OpenCL, OpenGL ES 3.1

Apps: HDR10+, HEVC, Dolby, etc
 Enables 8k-360° VR video playback
 20% faster compared to Adreno 630

Spectra 360 1 • New dedicated Image Signal Process • Dual 14-bit CV-ISPs; 48MP @ 30fps s • Hardware CV for object detection, tr

Bluetooth Speed: 2 Mbps

High accuracy location with dual-free

6DoF XR Body tracking, H265, 4K60 F
For more information or to appl



https://excl.ornl.gov/

NVIDIA Jetson AGX Xavier SoC

- NVIDIA Jetson AGX Xavier:
- High-performance system on a chip for autonomous machines
- Heterogeneous SoC contains:
 - Eight-core 64-bit ARMv8.2 CPU cluster (Carmel)
 - 1.4 CUDA TFLOPS (FP32) GPU with additional inference optimizations (Volta)
 - 11.4 DL TOPS (INT8) Deep learning accelerator (NVDLA)
 - 1.7 CV TOPS (INT8) 7-slot VLIW dual-processor Vision accelerator (PVA)
 - A set of multimedia accelerators (stereo, LDC, optical flow)
- Provides researchers access to advanced highperformance SOC environment

For more information or to apply for an account, visit h



https://excl.ornl.gov/

MLPerf results available
 Al-Benchmark results available

AI Chip Landscape

V0.7 Dec., 2019

S.T.

Tech Giants/System Startup in China IC Vendor/Fabless Startup Worldwide IP/Design Sevice (intel) NNP-T/Myriad) EveQ/Arria FPGA Cambricon MLU100/270/22 arm Google . TPU . WSE 10 平 15 Journey SAMSUNG • Exynos 98 SYNOPSYS' Microsoft Brainwave logix DEFINIX. . RM1682/1880 BITMAIN • Volta/Turing facebook Graphcore" intell DeepEye1000 Cloud AI 100 aws CEVA QuestCore AREANNA Stechn · EPYC : habana GAINBOARI
Lightspeeur cādence ć M 留限电子 NextYPU • N171 A. · A13 S XILINX • VEDSAL HAILO Dimensit • K210 IBM Optical Computing ASIFINE • Tiger T7K artosún • AR9000 💧 blaize ARTERIS e Hanguang80 11 • TG6100 · Voitist61 0 Moortec Rockchip RK3399Pr Ascent grog Neuromorphic Ambarell • TX101/210/510 brainchip^{*} 🚯 oiCTX TAi8010 Tachyum? × 亿智科技 Kunlun
 Honghu • GX8010 Bai 👛 ēg GML MAR VeriSilicon MN. • HuaShar T • ESD Esperant Automated Driving BROADCON Preferred Networks (/Enflame DIU Tencent Mi NP GUC T PEZY Computi • PEZY-SC2 MemCore00 TEXAS **C** Hewlett Pack alchip Eta Compo RENESAS NeuroBlade FUITSU · DLU C FARADAY • CHOOX/110X - CSK4002 TOSHIBA Y Tenstorrent AMOTIV Dell 57 ~ 云和声 AISPEBCH # # # More at https://basicmi.aithub.io/AI-Chip INSpur RM Compilers Benchmarks Western Digital TensorFlow 1 OctoML ONIDIA. TensorR AI - Benchmark Al Matrix. MLPerf NOKIA The Tensor Algebra DAWNBench AIIM MLMark . Compiler (taco)

All information contained within this infographic is gathered from the internet and periodically updated, no guarantee is given that the information provided is correct, complete, and up-to-date.

DOE HPC Roadmap to Exascale Systems



Future -> Open Source Hardware Enables a Rapid Design of Specialized Chips and Effectively Mass Customization



RISC-V Ecosystem

Open-source software: Gcc, binutils, glibc, Linux, BSD, LLVM, QEMU, FreeRTOS, ZephyrOS, LiteOS, SylixOS, ...

Software

RISC-

ISA specification

Hardware

Open-source cores: Rocket, BOOM, RI5CY, Ariane, PicoRV32, Piccolo, SCR1, Hummingbird, ... **Commercial cor** Andes, Bluespec Codasip, Cortus, Nuclei, SiFive, Sy **Commercial software:** Lauterbach, Segger, Micrium, ExpressLogic, ...

DARPA IDEA/POSH End State – A Universal Hardware Compiler

\$ git clone https://github.com/darpa/idea
\$ git clone https://github.com/darpa/posh
\$ cd posh

\$ make soc42



Open-source computing

A new blueprint for microprocessors challenges the industry's giants

RISC-V is an alternative to proprietary designs



Print edition | Science and technology Oct 3rd 2019 o 6° 0 0 0

More the computers of the comparison of the second set of the second second second set of the second secon

An ISA is a standardised description of how a chip works at the most basic level, and instructions for writing software to run on it. To draw an analogy, a house might have two floors or three, five bedrooms or six, one bathroom or two. That is up to the architect. An ISA, however, is the equivalent of insisting that the same sorts of electrical sockets and water inlets and outlets be put in the same places in every appropriate room, so that an electrician or a plumber can find them instantly and carry the correct kit to connect to them.

Take away message \rightarrow During this Sixth Wave transition, Complexity is our major challenge!

• How do we design future systems so that they are better than current systems on important applications?

Architecture

Programmabili

ty



 How do we design applications with some level of performance portability?

- Software lasts much longer than transient hardware platforms
- Proper abstractions for flexibility and efficiency
- Adapt or die







Final Report on Workshop on Extreme Heterogeneity : <u>https://doi.org/10.2172/1473756</u>

⁸⁷ NITRD Software in the Era of Extreme Heterogeneity (Sep 2020) <u>https://www.nitrd.gov/nitrdgroups/index.php?title=Software-Extreme-Heterogeneity</u>

Implication for Applications and Software \rightarrow Explosion of (incomplete) Programming Systems \rightarrow

Programming Models

- OpenMP
- OpenMP Offload
- OpenACC
- SYCL
- DPC++
- HIP
- CUDA
- OpenCL
- Kokkos
- Raja
- Many others...

Implementations (SYCL Example)



Fig. 1: Current SYCL implementations and their corresponding API backends.

Inconsistent: feature support, performance, tools ecosystem





Software Strategies for Extreme Heterogeneity



Strategies for Programming Systems in this Era of Rapidly Designed, Diverse Architectures

Goals

- Strive for 'Write one, run anywhere'
- Descriptive models of parallelism and data movement that enable effective code generation
- Introspective runtime systems
- Layered, modular, open source approaches required
 - One organization can't do it all

Examples

- Contributing to LLVM
 FORTRAN with GPU offloading
- Programming FPGAs
 - Without Verilog
- Memory systems are changing too
 - Language support for NVM



Contributing to LLVM



The three technical areas in ECP have the necessary components to meet national goals



25 applications ranging from national security, to energy, earth systems, economic security, materials, and data 80+ unique software products spanning programming models and run times, math libraries, data and visualization 6 vendors supported by PathForward focused on memory, node, connectivity advancements; deployment to facilities

> XASCALE OMPUTIN ROJECT

ECP is Improving the LLVM Compiler Ecosystem



LLVM	+SOLLVE	+PROTEAS- TUNE	+FLANG	+HPCToolkit	+ATDM	Vendors
 Very popular open source compiler infrastructure Easily extensible Widely used and contributed to in industry Permissive license Used for heterogeneous computing 	 Enhancing the implementation of OpenMP in LLVM Unified memory OMP Optimizations Prototype OMP features for LLVM OMP test suite Tracking OMP implementation quality 	 Core optimization improvements to LLVM OpenACC capability for LLVM Clacc Flacc Autotuning for OpenACC and OpenMP in LLVM Integration with Tau performance tools 	 Developing an open-source, production Fortran frontend Upstream to LLVM public release Support for OpenMP and OpenACC Recently approved by LLVM 	 Improvements to OpenMP profiling interface OMPT OMPT specification improvements Refine HPCT for OMPT improvements 	 Enhancing LLVM to optimize template expansion for FlexCSI, Kokkos, RAJA, etc. Flang testing and evaluation 	 Increasing dependence on LLVM Collaborations with many vendors using LLVM AMD ARM Cray HPE IBM Intel NVIDIA

Active involvement with broad LLVM community: LLVM Dev, EuroLLVM

https://github.com/llvm-doe-org/llvm-project



Leveraging LLVM Ecosystem Many other contributors: NNS, to Meet a Critical ECP (community) need : FORTRAN

ECP Projects: Flang, SOLLVE, PROTEAS-TUNE Many other contributors: NNSA, NVIDIA, ARM, Google, ...

- Fortran support continues to be an ongoing requirement
- Flang project started in NNSA funding NVIDIA/PGI to open source compiler frontend into LLVM ecosystem
- SOLLVE is improving OpenMP dialect, implementation, and core optimizations
- PROTEAS-TUNE is creating OpenACC dialect and improving MLIR
- ECP projects are contributing many changes upstream to LLVM core, MLIR, etc
- Many others are contributing: backends for processors, optimizations in toolchain, ...
 - Google contributed MLIR





PROTEAS-TUNE: Clacc – OpenACC in Clang/LLVM

2.3.2.10PROTEAS-TUNEPOCJoel Denny, ORNL

- Develop production-quality, standard-conforming traditional OpenACC compiler and runtime support by extending Clang and LLVM
 - Build on existing OpenMP infrastructure
- Enable research and development of source-level OpenACC tools
 - Design compiler to leverage Clang/LLVM ecosystem extensibility
 - E.g., Pretty printers, analyzers, lint tools, and debugger and editor extensions
- Actively contribute improvements to the OpenACC specification
- Actively contribute upstream all Clang and LLVM improvements that are mutually beneficial
 - Many contributions are already in LLVM
- Open-source with multiple collaborators (vendors, universities)





Clacc: Translating OpenACC to OpenMP in Clang, Joel E. Denny, Seyong Lee, and Jeffrey S. Vetter, 2018 IEEE/ACM 5th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC), Dallas, TX, USA, (2018).

Programming FPGAs with OpenACC



Challenges in FPGA Computing

• Programmability and Portability Issues

- Best performance for FPGAs requires writing Hardware Description Languages (HDLs) such as VHDL and Verilog; too complex and lowlevel
 - HDL requires substantial knowledge on hardware (digital circuits).
 - Programmers must think in terms of a state machine.
 - HDL programming is a kind of digital circuit design.
- High-Level Synthesis (HLS) to provide better
 FPGA programmability
 - SRC platforms, Handel-C, Impulse C-to-FPGA compiler, Xilinx Vivado (AutoPilot), FCUDA, etc.
 - None of these use a portable, open standard.





Standard, Portable Programming Models for Heterogeneous Computing

- OpenCL
 - Open standard portable across diverse heterogeneous platforms (e.g., CPUs, GPUs, DSPs, Xeon Phis, FPGAs, etc.)
 - Much higher than HDL, but still complex for typical programmers.
- Directive-based accelerator programming models
 - OpenACC, OpenMP4, etc.
 - Provide higher abstraction than OpenCL.
 - Most of existing OpenACC/OpenMP4 compilers target only specific architectures; none supports FPGAs.



Directive-based Strategy with OpenARC: Open Accelerator Research Compiler

- Open-Sourced, High-Level Intermediate Representation (HIR)-Based, Extensible Compiler Framework.
 - Perform source-to-source translation from OpenACC C to target accelerator models.
 - Support full features of OpenACC V1.0 (+ array reductions and function calls)
 - Support both CUDA and OpenCL as target accelerator models
 - Provide common runtime APIs for various backends
 - Can be used as a research framework for various study on directive-based accelerator computing.
 - Built on top of Cetus compiler framework, equipped with various advanced analysis/transformation passes and built-in tuning tools.
 - OpenARC's IR provides an AST-like syntactic view of the source program, easy to understand, access, and transform the input program.





FPGAs | Approach

- Design and implement an OpenACC-to-FPGA translation framework, which is the first work to use a standard and portable directive-based, high-level programming system for FPGAs.
- Propose FPGA-specific optimizations and novel pragma extensions to improve performance.
- Evaluate the functional and performance portability of the framework across diverse architectures (Altera FPGA, NVIDIA GPU, AMD GPU, and Intel Xeon Phi).

175



Baseline Translation of OpenACC-to-FPGA

- Use OpenCL as the output model and the Altera Offline Compiler (AOC) as its backend compiler.
- Translates the input OpenACC program into a host code containing HeteroIR constructs and device-specific kernel codes.
 - Use the same HeteroIR runtime system of the existing OpenCL backends, except for the device initialization.
 - Reuse most of compiler passes for kernel generation.



FPGA OpenCL Architecture





Kernel-Pipelining Transformation Optimization

- Kernel execution model in OpenACC
 - Device kernels can communicate with each other only through the device global memory.
 - Synchronizations between kernels are at the granularity of a kernel execution.
- Altera OpenCL channels
 - Allows passing data between kernels and synchronizing kernels with high efficiency and low latency



Kernel communications through global memory in OpenACC


Kernel-Pipelining Transformation Optimization (2)

(a) Input OpenACC code

```
#pragma acc data copyin (a) create (b) copyout (c)
{
    #pragma acc kernels loop gang worker present (a, b)
    for(i=0; i<N; i++) { b[i] = a[i]*a[i]; }
    #pragma acc kernels loop gang worker present (b, c)
    for(i=0; i<N; i++) {c[i] = b[i]; }</pre>
```



(b) Altera OpenCL code with channels

```
channel float pipe_b;
__kernel void kernel1(__global float* a) {
    int i = get_global_id(0);
    write_channel_altera(pipe_b, a[i]*a[i]);
}
__kernel void kernel2(__global float* c) {
    int i = get_global_id(0);
    c[i] = read_channel_altera(pipe_b);
}
```





Kernel-Pipelining Transformation Optimization (3)

(a) Input OpenACC code





FPGA-specific Optimizations

- Single work-item
- Collapse
- <u>Reduction</u>
- Sliding window
- (Branch-variant code motion)
- (Custom unrolling)







Overall Performance of OpenARC FPGA Evaluation



FPGAs prefer applications with deep execution pipelines (e.g., FFT-1D and FFT-2D), performing much higher than other accelerators.

For traditional HPC applications with abundant parallel floating-point operations, it seems to be difficult for FPGAs to beat the performance of other accelerators, even though FPGAs can be much more power-efficient.

 Tested FPGA does not contain dedicated, embedded floating-point cores, while others have fully-optimized floating-point computation units.

Current and upcoming high-end FPGAs are equipped with hardened floatingpoint operators, whose performance will be comparable to other accelerators, while remaining power-efficient.





Emerging Memory Systems



Memory Hierarchy is Specializing too





NVRAM Technology Continues to Improve – Driven by Broad Market Forces



The forecasted total of \$102 billion for the overall semiconductor industry — including upgrades to existing wafer fab lines and brand new manufacturing facilities — would m

Language support for NVM: NVL-C - extending C to support NVM



Design Goals: Familiar programming interface

```
#include <nvl.h>
struct list {
    int value;
    nvl struct list *next;
};
void add(int k, nvl struct list *after) {
    nvl struct list *node
        = nvl_alloc_nv(heap, 1, struct list);
    node->value = k;
    node->next = after->next;
    after->next = node;
```

- Small set of C language extensions:
 - Header file
 - Type qualifiers
 - Library API
 - Pragmas
- Existing memory interfaces remain:
 - NVL-C is a superset of C
 - Unqualified types as specified by C
 - Local/global variables stored in volatile memory (DRAM or registers)
 - Use existing C standard libraries for HDD



Design Goals: Avoiding persistent data corruption

- New categories of pointer bugs:
 - Caused by multiple memory types:
 - E.g., pointer from NVM to volatile memory will become dangling pointer
 - Prevented at compile time or run time
- Automatic reference counting:
 - No need to manually free
 - Avoids leaks and dangling pointers
- Transactions:
 - Avoids persistent data corruption across software and hardware failures

- High performance:
 - Performance penalty from memory management, pointer safety, and transactions
 - Compiler-based optimizations
 - Programmer-specified hints



Design Goals: Modular implementation



- Core is common compiler middle-end
- Multiple complier front ends for multiple high-level languages:
 - For now, just OpenARC for NVL-C
- Multiple runtime implementations:
 - For now, just Intel's pmem (pmemobj)



NVL-C: Programming Model

- Minimal, familiar, programming interface:
 - Minimal C language extensions.
 - App can still use DRAM
- Pointer safety:
 - Persistence creates new categories of pointer bugs
 - Best to enforce pointer safety constraints at compile time rather than run time
- Transactions:
 - Prevent corruption of persistent memory in case of application or system failure
- Language extensions enable:
 - Compile-time safety constraints
 - NVM-related compiler analyses and optimizations
- LLVM-based:
 - Core of compiler can be reused for other front ends and languages
 - Can take advantage of LLVM ecosystem

```
#include <nvl.h>
struct list {
  int value;
  nvl struct list *next;
};
void remove(int k) {
  nvl heap t *heap
    = nvl open("foo.nvl");
  nvl struct list *a
    = nvl get root(heap, struct list);
> #pragma nvl atomic
  while (a->next != NULL) {
    if (a \rightarrow next \rightarrow value == k)
      a->next = a->next->next;
    else
      a = a - > next;
  nvl close(heap);
```



Denny, J.E., Lee, S., and Vetter, J.S.: 'NVL-C: Static Analysis Techniques for Efficient, Correct Programming of Non-Volatile Main Memory Systems'. Proc. Proceedings of the 25th ACM International Symposium on High-Performance Parallel and Distributed Computing, Kyoto, Japan2016 pp. Pages

Programming Model: NVM Pointers

```
#include <nvl.h>
struct list {
  int value;
  nvl struct list *next;
};
void add(int k, nvl struct list *after) {
  struct list *node
    = malloc(sizeof(struct list));
  node->value = k;
  node->next = after->next;
  after->next = node;
                           compile-time error
                         explicit cast won't help
```

• **nvl** type qualifier:

Indicates NVM storage

- On target type, declares NVM pointer
- No NVM-stored local or global variable
- Stricter type safety for NVM pointers:
 - Does not affect other C types
 - Avoids persistent data corruption
 - Facilitates compiler analysis
 - Needed for automatic reference counting
 - E.g., pointer conversions involving NVM pointers are strictly prohibited



Programming Model: Bare NVM Pointers

- NVM pointers are wide:
 - Facilitates: automatic reference counting, pointer constraints, transactions
 - NVM pointers must be decoded for target architecture's load/store
 - Bare NVM pointer = virtual address with all NVL-C metadata stripped away
- NVM pointer hoisting is important for performance:
 - Conversion to bare NVM pointer is many instructions longer than load/store
 - In tight loop, the performance penalty is severe
 - If conversion is loop-invariant, it can be hoisted
 - Currently, we implement per application with an informal NVL-C extension
 - Future work: eliminate extension and automate in compiler



Programming Model: Accessing NVM



Programming Model: Pointer types (like Coburn et al.)



Programming Model: Transactions: Purpose

- Ensures data consistency
- Handles unexpected application termination:
 - Hardware failure (e.g., power loss)
 - Application or OS failure (e.g., segmentation fault)
 - NVL-C safety constraint violation (e.g., inter-heap NV-to-NV pointer)
- Does not handle concurrent access to NVM:
 - Future work
 - Concurrency is still possible
 - Programmer must safeguard NVM data from concurrent access



Programming Model: Transactions: Undo logs

```
#include <nvl.h>
void matmul(nvl float a[I][J],
             nvl float b[I][K],
             nvl float c[K][J],
             nvl int *i)
  while (*i<I) {</pre>
    #pragma nvl atomic heap(heap)
      for (int j=0; j<J; ++j) {</pre>
        float sum = 0.0;
        for (int k=0; k < K; ++k)
         sum += b[*i][k] * c[k][j];
        a[*i][i] = sum;
      ++*i;
```

- Before every NVM store, transaction creates undo log to back up old data
- Undo log contains metadata plus old data being overwritten
- Problem: large overhead because an undo log is created for every element of a (every iteration of j loop)



Programming Model: Transactions: clobber clause

```
#include <nvl.h>
void matmul(nvl float a[I][J],
            nvl float b[I][K],
            nvl float c[K][J],
            nvl int *i)
  while (*i<I) {</pre>
    #pragma nvl atomic heap(heap) \
            clobber(a[*i:1])
      for (int j=0; j<J; ++j) {
        float sum = 0.0;
        for (int k=0; k < K; ++k)
         sum += b[*i][k] * c[k][j];
        a[*i][j] = sum;
      ++*i;
```

- **clobber** clause suppresses undo logs
- Durability after transaction commit is still guaranteed



Evaluation: LULESH



- ExM = use SSD as extended DRAM
- T1 = BSR + transactions
- T2 = T1 + backup clauses
- T3 = T1 + clobber clauses
- BlockNVM = msync included
- ByteNVM = msync suppressed

- backup is important for performance
- clobber cannot be applied because old data is needed



NVL-C Summary

- Motivated a new programming model for NVM as persistent memory
- Introduced NVL-C, a new programming system for this purpose
 - First class language construct
 - Transactions
- Described several performance optimizations for NVL-C
- Showed performance results for these optimizations on an SSD
- Working on Optane DIMMs now



Recap

Recent trends in computing paint an ambiguous future for architectures

- Contemporary systems provide evidence that power constraints are driving architectures to change rapidly
- Multiple architectural dimensions are being (dramatically) redesigned: Processors, node design, memory systems, I/O
- Entering an era of Extreme Heterogeneity
- Complexity is our main challenge

Applications and software systems are all reaching a state of crisis

- Applications will not be functionally or performance portable across architectures
- Programming and operating systems need major redesign to address these architectural changes
- Procurements, acceptance testing, and operations of today's new platforms depend on performance prediction and benchmarking.
- This is a crisis!

Programming systems must provide performance portability (beyond functional portability)!!

- Strive for 'Write once, run anywhere'
- Descriptive models of parallelism and data movement
- Introspective runtime systems
- Layered, modular, open source approaches required
- Examples
- ECP investments in LLVM
- FORTRAN with GPU offloading
- Programming FPGAs
- Without Verilog
- Memory systems are changing too
- Language support for NVM



• Visit us

- We host interns and other visitors year round
 - Faculty, grad, undergrad, high school, industry
- Jobs at ORNL
 - Postdoctoral Research Associate in Computer Science
 - Software Engineer
 - Computer Scientist
 - Visit https://jobs.ornl.gov
- Contact me <u>vetter@ornl.gov</u>



Final Report on Workshop on Extreme Heterogeneity

- 1. Maintaining and improving programmer productivity
 - Flexible, expressive, programming models and languages
 - Intelligent, domain-aware compilers and tools
 - Composition of disparate software components
- Managing resources intelligently
 - Automated methods using introspection and machine learning
 - Optimize for performance, energy efficiency, and availability
- Modeling & predicting performance
 - Evaluate impact of potential system designs and application mappings
 - Model-automated optimization of applications
- Enabling reproducible science despite non-determinism & asynchrony
 - Methods for validation on non-deterministic architectures
 - Detection and mitigation of pervasive faults and errors
- Facilitating Data Management, Analytics, and Workflows
 - Mapping of science workflows to heterogeneous hardware and software services
 - Adapting workflows and services to meet facility-level objectives through learning approaches





National Laboratory



²⁶³<u>https://orau.gov/exheterogeneity2018/</u>

https://doi.org/10.2172/1473756