Automated Mapping of Regular Communication Graphs on Mesh Interconnects


Abhinav Bhatele, Gagan Gupta, Laxmikant V. Kale and I-Hsin Chung

December 20th, 2010







• Running a parallel application on a linear array of processors:








• Running a parallel application on a linear array of processors:






• Running a parallel application on a linear array of processors:





• Running a parallel application on a linear array of processors:



• Typical communication is between random pairs of processors simultaneously







Interconnect Topologies

- Three dimensional meshes
 - 3D Torus: Blue Gene/L, Blue Gene/P, Cray XT4/5
- Trees
 - Fat-trees (Infiniband) and CLOS networks (Federation)
- Dense Graphs

December 20th. 2010

- Kautz Graph (SiCortex), Hypercubes
- Future Topologies?
 - Blue Waters, Blue Gene/Q










Application Topologies


http://wrf-model.org/plots/realtime_main.php






http://www.ks.uiuc.edu/Gallery/Science/











http://oceansII.lanl.gov/twiki/bin/view/Cosim





Application Topologies






http://www.ks.uiuc.edu/Gallery/Science/





We want to map communicating objects closer to one another





http://oceansII.lanl.gov/twiki/bin/view/Cosim

PPL uiuc

The Mapping Problem

- Applications have a communication topology and processors have an interconnect topology
- Definition: Given a set of communicating parallel "entities", map them on to physical processors to optimize communication
- Goals:
 - Minimize communication traffic and hence contention
 - Balance computational load (when n > p)




Solution - Mapping Framework

- Input communication graph of the application and processor topology of the allocated job partition
- Output mapping of processes/objects to physical processors
- Parallel applications can be classified into:
 - regular/structured: n-dimensional near-neighbor (e.g. POP, WRF)
 - irregular: arbitrary communication
- We focus on regular communication in this paper






Automatic Mapping Framework






December 20th, 2010

Automatic Mapping Framework





Automatic Mapping Framework



Machine Topology Discovery

- Topology Manager API: for 3D interconnects (Blue Gene, XT)
- Information required for mapping:
 - Physical dimensions of the allocated job partition
 - Mapping of ranks to physical coordinates and vice versa
- On Blue Gene machines such information is available and the API is a wrapper
- On Cray XT machines, jump several hoops to get this information and make it available through the same API



Application communication graph


- Several ways to obtain the graph
- MPI applications:
 - Profiling tools (IBM's HPCT tools)
 - Collect information using the PMPI interface
 - Manually provided by the application end user
- Charm++ applications:
 - Instrumentation at runtime
 - Profiling tools (HPCT): when n = p



Process Topology Discovery

• We want to identify regular 2D/3D communication patterns

Input: $CM_{n,n}$ (communication matrix) **Output:** *isRegular* (boolean, true if communication is regular) dims[] (dimensions of the regular communication graph) for i = 1 to n do find the maximum number of neighbors for any rank in $CM_{i,n}$ end for if max neighbors ≤ 5 then // this might be a case of regular 2D communication select an arbitrary rank $start_{pe}$ find its distance from its neighbors dist = difference between ranks of $start_{pe}$ and its top or bottom neighbor for i := 1 to n do if distance of all ranks from their neighbors == 1 or dist then is Regular = true $\dim[0] = dist$ $\dim[1] = n/dist$ end if end for end if






Process Topology Discovery

• We want to identify regular 2D/3D communication patterns

Input: $CM_{n,n}$ (communication matrix) **Output:** *isRegular* (boolean, true if communication is regular) dims[] (dimensions of the regular communication graph) for i = 1 to n do find the maximum number of neighbors for any rank in $CM_{i,n}$ end for if max neighbors ≤ 5 then // this might be a case of regular 2D communication select an arbitrary rank $start_{pe}$ find its distance from its neighbors dist = difference between ranks of $start_{pe}$ and its top or bottom neighbor for i := 1 to n do if distance of all ranks from their neighbors == 1 or dist then is Regular = true $\dim[0] = dist$ $\dim[1] = n/dist$ end if end for end if

December 20th, 2010






Process Topology Discovery

• We want to identify regular 2D/3D communication patterns

Input: $CM_{n,n}$ (communication matrix) **Output:** *isRegular* (boolean, true if communication is regular) dims[] (dimensions of the regular communication graph) for i = 1 to n do find the maximum number of neighbors for any rank in $CM_{i,n}$ end for if max neighbors ≤ 5 then // this might be a case of regular 2D communication select an arbitrary rank $start_{pe}$ find its distance from its neighbors dist = difference between ranks of $start_{pe}$ and its top or bottom neighbor for i := 1 to n do if distance of all ranks from their neighbors == 1 or dist then is Regular = true $\dim[0] = dist$ $\dim[1] = n/dist$ end if end for end if


December 20th, 2010





Example


• WRF running on 32 cores of Blue Gene/P





Example

WRF running on 32 cores of Blue Gene/P




Pattern matching to identify regular communication patterns such as 2D/3D near-neighbor graphs




Example

WRF running on 32 cores of Blue Gene/P



December 20th, 2010



Pattern matching to identify regular communication patterns such as 2D/3D near-neighbor graphs



• Maximum Overlap (MXOVLP)


Object Graph: 9 x 8 Processor Graph: 12 x 6





• Maximum Overlap (MXOVLP)

Object Graph: 9 x 8 Processor Graph: 12 x 6








• Maximum Overlap (MXOVLP)

•	•	\bigcirc	\bigcirc				
	•	\bigcirc					
	•	\bigcirc					
	•						
	•						
•	•						
•	•						
٠	•						
•	•						
		•	•	•	•	•	•
		•	•	•	•	•	•
		\bullet	\bullet	ullet		\bullet	\bullet






• Maximum Overlap (MXOVLP)







• Maximum Overlap (MXOVLP)








• Maximum Overlap (MXOVLP)

- Maximum Overlap with Alignment (MXOV+AL)
 - Alignment at each recursive call








• Maximum Overlap (MXOVLP)

- Maximum Overlap with Alignment (MXOV+AL)
 - Alignment at each recursive call
- Expand from Corner (EXCO)







• Maximum Overlap (MXOVLP)

- Maximum Overlap with Alignment (MXOV+AL)
 - Alignment at each recursive call
- Expand from Corner (EXCO)

		•	•	•	•	•	•	ullet	ullet	
				•	ullet	ullet	ullet	ullet	ullet	
				•	ullet	ullet	ullet	ullet	ullet	
				•	ullet	ullet	ullet	ullet	ullet	
				•	•	•	•	•	ullet	
				•	•	•	•	•	ullet	
			•	•	•	•	•	ullet	ullet	
		ullet	•	•	•	•	•	ullet	ullet	
	•	ullet	●	•	•	•	•	ullet	ullet	
				•	•	ullet	ullet	•	•	
				•	•	ullet	ullet	ullet	•	
				•	•	ullet	ullet	•	•	DDI
										I TL
										ппс
mikant Kale								1	2	10100



• Maximum Overlap (MXOVLP)


- Maximum Overlap with Alignment (MXOV+AL)
 - Alignment at each recursive call
- Expand from Corner (EXCO)

	••••	• • • • • •
	••••	• • • • • •
	•••/•••••	• • • • • •
	• •/• • • • • •	• • • • • •
	•/• • • • • • •	• • • • • •
		• • • • • •
• • • • • • • • • • • • • • • • • • •		$\bullet \bullet \bullet \bullet \bullet \bullet$
		• • • • • •
• • • • • •	• • • • • • • •	$\bullet \bullet \bullet \bullet \bullet \bullet$
		$\bullet \bullet \bullet \bullet \bullet \bullet$
		•••••
	nikant Kala	



• Maximum Overlap (MXOVLP)

- Maximum Overlap with Alignment (MXOV+AL)
 - Alignment at each recursive call
- Expand from Corner (EXCO)






- Corners to Center (COCE)
 - Start simultaneously from all corners


							•	•	ullet	\bullet	ullet	•	•
								•	•	•	•	•	•
								•	•	ullet	•	ullet	•
								•	•	ullet	•	ullet	•
								•	•	ullet	•	ullet	•
								•	•	•	•	ullet	•
								•	•	ullet	•	ullet	•
								•	•	ullet	•	ullet	•
ullet		•	•	ullet	•	ullet	•						
								•	•	ullet	•	ullet	•
								•	•	ullet	•	ullet	•
										\bullet			





- Corners to Center (COCE)
 - Start simultaneously from all corners











13

- Corners to Center (COCE)
 - Start simultaneously from all corners











13

- Corners to Center (COCE)
 - Start simultaneously from all corners











- Corners to Center (COCE)
 - Start simultaneously from all corners





• Affine Mapping (AFFN)


December 20th, 2010









- Corners to Center (COCE)
 - Start simultaneously from all corners





Affine Mapping (AFFN)

December 20th, 2010












- Corners to Center (COCE)
 - Start simultaneously from all corners





• Affine Mapping (AFFN)


$$(x, y) \rightarrow (\lfloor P_x * \frac{x}{O_x} \rfloor, \lfloor P_y * \frac{y}{O_y} \rfloor)$$








- Corners to Center (COCE)
 - Start simultaneously from all corners







Affine Mapping (AFFN)

December 20th, 2010


$$(x,y) \to (\lfloor P_x * \frac{x}{O_x} \rfloor, \lfloor P_y * \frac{y}{O_y} \rfloor)$$








- Corners to Center (COCE)
 - Start simultaneously from all corners







• Affine Mapping (AFFN)

December 20th, 2010

$$(x,y) \to (\lfloor P_x * \frac{x}{O_x} \rfloor, \lfloor P_y * \frac{y}{O_y} \rfloor)$$








Running Time

Pairwise Exchanges (PAIRS)
Bokhari, Lee et al.






Running Time


AFFN

COCE


MXOVLP


Pairwise Exchanges (PAIRS)
Bokhari, Lee et al.







Object Graph: 9 x 8 Processor Graph: 12 x 6
















HiPC 2010 © Laxmikant Kale



15







Aleliunas, R. and Rosenberg, A. L. On Embedding Rectangular Grids in Square Grids. IEEE Trans. Comput., 31(9):907–913, 1982 December 20th, 2010

HiPC 2010 © Laxmikant Kale



15









Aleliunas, R. and Rosenberg, A. L. On Embedding Rectangular Grids in Square Grids. IEEE Trans. Comput., 31(9):907–913, 1982

PPL UIUC


15








PPL UIUC

15











HiPC 2010 © Laxmikant Kale




15



Processor Graph: 12 x 6




Grids in Square Grids. IEEE Trans. Comput., 31(9):907–913, 1982






15




Object Graph: 9 x 8 Processor Graph: 12 x 6



Aleliunas, R. and Rosenberg, A. L. On Embedding Rectangular Grids in Square Grids. IEEE Trans. Comput., 31(9):907–913, 1982







MXOVLP: 1.66


MXOV+AL: I.65

EXCO: 2.3 I






December 20th, 2010





17

December 20th, 2010



STEP: 1.39

AFFN1: 1.77


AFFN2: 1.53





18

December 20th, 2010



STEP: 1.39

AFFN1: 1.77

AFFN2: 1.53





19

December 20th, 2010


Evaluation Metric

- Hop-bytes:
 - $HB = \sum_{i=1}^{n} d_i \times b_i \qquad \begin{array}{l} \mathsf{d}_{\mathsf{i}} = \mathsf{distance} \\ \mathsf{b}_{\mathsf{i}} = \mathsf{bytes} \\ \mathsf{n} = \mathsf{no. of messages} \end{array}$
- Indicates amount of traffic and hence contention on the network
- Previously used metric: maximum dilation

$$d(e) = max\{d_i | e_i \in E\}$$



Evaluation




PPL uiuc

December 20th, 2010


Mapping 2D Graphs to 3D

- Map a two-dimensional object graph to a threedimensional processor graph
- Divide object graph into subgraphs once each for the number of planes
 - Stacking
 - Folding
- Best 2D to 2D heuristic chosen based on hop-bytes



Graph

Stacking




Folding





Results: 2D Stencil on Blue Gene/P

Hop-bytes





23

Results: 2D Stencil on Blue Gene/P

Performance Hop-bytes **Default Mapping Default Mapping Topology Mapping Topology Mapping** 20 470 Time per step (ms) 452.5 15 Hops per byte 435 10 417.5 5 0 400 1024 2048 4096 8192 16384 512 2048 4096 8192 16384 512 024 Number of cores Number of cores


December 20th, 2010



Increasing communication


- With faster processors and constant link bandwidths
 - computation is becoming cheap
 - communication is a bottleneck
- Trend for bytes per flop
 - XT3: 8.77
 - XT4: I.357
 - XT5: 0.23

2D Stencil on BG/P (4,096 cores)





Hops from IBM HPCT






Performance

 improvement
 negligible on 256 and
 512 cores


Hops from IBM HPCT





- Performance improvement negligible on 256 and 512 cores
- On 1024 nodes:
 - Hops reduce by: 63%
 - Time for communication reduces by 11%
 - Performance improves by 17%

Hops from IBM HPCT








- Performance improvement negligible on 256 and 512 cores
- On 1024 nodes:
 - Hops reduce by: 63%
 - Time for communication reduces by 11%
 - Performance improves by 17%

Hops from IBM HPCT








- Performance improvement negligible on 256 and 512 cores
- On 1024 nodes:
 - Hops reduce by: 63%
 - Time for communication reduces by 11%
 - Performance improves by 17%

Hops from IBM HPCT







Summary

- Contention in modern day supercomputers can impact performance: makes mapping important
- Developing an automatic mapping framework
 - Relieve the application developer of the mapping burden
- Topology discovery: Topology Manager API
- Object Communication Graph: Profiling, Instrumentation
- Pattern matching: regular and irregular graphs
- Suite of heuristics for mapping



Future Work

- More sophisticated algorithms for process topology discovery and mapping
 - Multicast and many-to-many patterns
- Handling multiple communication graphs
 - Simultaneous or occurring in different phases
- Extension to irregular communication graphs (in progress)





Thanks

Questions?



