

Mapping parallel applications on the machine topology: Lessons learned

Abhinav Bhatele and Laxmikant V. Kale

Parallel Programming Laboratory University of Illinois at Urbana-Champaign





• Running a parallel application on a linear array of processors:







• Running a parallel application on a linear array of processors:





August 3rd, 2010



2

• Running a parallel application on a linear array of processors:





August 3rd, 2010



2

• Running a parallel application on a linear array of processors:



• Typical communication is between random pairs of processors simultaneously



Interconnect Topologies

- Three dimensional meshes
 - 3D Torus: Blue Gene/L, Blue Gene/P, Cray XT4/5
- Trees
 - Fat-trees (Infiniband) and CLOS networks (Federation)
- Dense Graphs

TeraGrid '10 © Abhinav Bhatele

- Kautz Graph (SiCortex), Hypercubes
- Future Topologies?
 - Blue Waters, Blue Gene/Q



Roadrunner Technical Seminar Series, March 13th 2008, Ken Koch, LANL



Application Topologies

http://wrf-model.org/plots/realtime_main.php





http://www.ks.uiuc.edu/Gallery/Science/













Application Topologies

http://wrf-model.org/plots/realtime_main.php





http://www.ks.uiuc.edu/Gallery/Science/



We want to map communicating objects closer to one another

http://math.lanl.gov/Research/Projects/meshing.shtml





The Mapping Problem

- Applications have a communication topology and processors have an interconnect topology
- Definition: Given a set of communicating parallel "entities", map them on to physical processors to optimize communication
- Goals:
 - Minimize communication traffic and hence contention
 - Balance computational load (when n > p)



No Contention Runs





No Contention Runs







6

Wormhole Routing

 Ni et al. 1993; Oh et al. 1997 - Equation for modeling message latencies:

$$\frac{L_f}{B} * D + \frac{L}{B}$$

 L_f = length of flit, B = bandwidth, D = hops, L = message size



- Relatively small sized supercomputers
- It was safe to assume message latencies were independent of distance





Benchmark Creating Artificial Contention

• Pair each processor with a partner that is *n* hops away





Results: Contention





August 3rd, 2010



g

Results: Contention





TeraGrid '10 © Abhinav Bhatele

August 3rd, 2010



9

Results: Contention



XT4

Bhatele A., Kale L.V., Quantifying Network Contention on Large Parallel Machines, Parallel Processing Letters (Special Issue on Large-Scale Parallel Processing), 2009. Best Poster Award, ACM Student Research Competition, Supercomputing 2008, Austin, TX. TeraGrid '10 © Abhinav Bhatele

August 3rd, 2010



g

Obtaining Topology Information

Topology Discovery

- Topology Manager API: for 3D interconnects (Blue Gene, XT)
- Information required for mapping:
 - Physical dimensions of the allocated job partition
 - Mapping of ranks to physical coordinates and vice versa
- On Blue Gene machines such information is available and the API is a wrapper
- On Cray XT machines, there is no easy way to obtain topology information





Cray XT machines

- Get nid (node ID) corresponding to an MPI rank:
 - XT3: cnos_get_nidpid_map
 - XT4/5: PMI_Portals_get_nid
- Get physical coordinates corresponding to nid:
 - rca_get_meshcoord
- Translate the origin and provide this information through the Topology Manager API





Bigben @ PSC

- Bigben: The first Cray XT3 system in the world
 - Officially unveiled on July 20, 2005 (ranked 44 in the top500 list) and decommissioned on March 31, 2010
 - Initially had 2.4 GHz single core Opterons (upgraded to 2.6 GHz dualcore nodes in late 2006) - 4,180 cores 21.5 TF
 - SeaStar interconnect (3D torus of size 11 X 12 X 16)









13

Bigben @ PSC

- Bigben: The first Cray XT3 system in the world
 - Officially unveiled on July 20, 2005 (ranked 44 in the top500 list) and decommissioned on March 31, 2010
 - Initially had 2.4 GHz single core Opterons (upgraded to 2.6 GHz dualcore nodes in late 2006) - 4,180 cores 21.5 TF
 - SeaStar interconnect (3D torus of size 11 X 12 X 16)



Thanks to Chad Vizino and Shawn Brown





13



Application Case Studies

Case Study I: OpenAtom

Performance on Blue Gene/L

Default Mapping





15

Diagnosis

8.48 secs

DEs	1,970,402,000 1,970,896,5	12 1.971.395.969 1.971.895.42	6 1,972,394,883 1,972,894,340	1.973,393,797 1.973,89	Time in Micros 3,254 1,974,392,711 1.	econds 974,892,168 1,975,391,624	1,975,891,081 1,	976,390,538 1,976,889,9	1,977,389,452	1,977,883,964	1,978,383,421	1,978,882
L3	<u> </u>	****************					******					********
PE 12 PE 22 PE 34 PE 5	0 00000 29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										- 16	1
PE 6 PE 7 PE 9 PE 10					() ()(()(2)) ()()()()()()()()()()()()()()()							1
PE 12 PE 14 PE 15 PE 16	90 90 19 48 77		2010 - 2010 - 2010 - 2010 - 2010 1910 - 2010 - 2010 - 2010 - 2010 1910 - 1910 - 2010 - 2010 - 2010 - 2010 - 2010 1910 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010		102 01 102 10141 1							
PE 180 PE 193 PE 200 PE 211 PE 233					10							
PE 24 PE 25 PE 27 PE 28	51 80 99 38				alla li							i i
PE 303 PE 322 PE 333 PE 343 PE 36				- 100 p (81 (9000) 6 80 (8 000) 6 80 (8 000) 5 90 (8 000) 5 90 (8 000)						0.0		18
PE 37/ PE 38/ PE 39/ PE 41/ PE 42/	41		10-2000-010-01000000 10-2000-010-0100000 10-3000-010-010000 10-3000-010-0100000 10-3000-010-010000000000									- 4
PE 434 PE 45 PE 464 PE 47 PE 49			₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩		111							
PE 503 PE 510 PE 522 PE 54				1 . 1 • .1 .		-				;		
PE 56 PE 56 PE 59 PE 60	76 05 34 63 6000014		1 3 8 1 2 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1									
PE 61 PE 63 PE 64 PE 65 PE 67	92 21 50 79 08			- 8 ¹ 11 ¹ 12 - 11 ¹ 12 - 11 ¹ 12								
PE 68 PE 69 PE 70 PE 72 PE 73	37 66 95 24 23											
PE 741 PE 76 PE 77 PE 78												
PE 799 PF 812	27	TO B 10 10 10 10 10 10 10 10 10 10 10 10 10	10.0.01.01.00	1.1					N 1991		1 H	-

Timeline view (OpenAtom on 8,192 cores of BG/L) using the performance visualization tool, Projections





Mapping of OpenAtom Arrays





A. Bhatele, E. Bohm, and L.V. Kale. A Case Study of Communication Optimizations on 3D Mesh Interconnects. In Euro-Par, LNCS 5704, pages 1015–1028, 2009. Distinguished Paper Award, Feng Chen Memorial Best Paper Award



Mapping of OpenAtom Arrays



Paircalculator and GSpace have plane-wise communication RealSpace and GSpace have state-wise communication



A. Bhatele, E. Bohm, and L.V. Kale. A Case Study of Communication Optimizations on 3D Mesh Interconnects. In Euro-Par, LNCS 5704, pages 1015–1028, 2009. Distinguished Paper Award, Feng Chen Memorial Best Paper Award



Mapping of OpenAtom Arrays





A. Bhatele, E. Bohm, and L.V. Kale. A Case Study of Communication Optimizations on 3D Mesh Interconnects. In Euro-Par, LNCS 5704, pages 1015–1028, 2009. Distinguished Paper Award, Feng Chen Memorial Best Paper Award



Performance Benefits from Mapping

Performance on Blue Gene/L





TeraGrid '10 © Abhinav Bhatele

Diagnosis of Improvement



Timeline view using the performance visualization tool, Projections



TeraGrid '10 © Abhinav Bhatele

OpenAtom Performance on Blue Gene/P

Application Performance





OpenAtom Performance on Blue Gene/P



TeraGrid '10 © Abhinav Bhatele



OpenAtom Performance on Blue Gene/P



TeraGrid '10 © Abhinav Bhatele







- Cray XT3:
 - Link bandwidth 3.8 GB/s (XT3), 0.425 (BG/P), 0.175 (BG/L)
 - Bytes per flop 8.77 (XT3), 0.375 (BG/P and BG/L)





- Cray XT3:
 - Link bandwidth 3.8 GB/s (XT3), 0.425 (BG/P), 0.175 (BG/L)
 - Bytes per flop 8.77 (XT3), 0.375 (BG/P and BG/L)
- Job schedulers on Cray are not topology aware





- Cray XT3:
 - Link bandwidth 3.8 GB/s (XT3), 0.425 (BG/P), 0.175 (BG/L)
 - Bytes per flop 8.77 (XT3), 0.375 (BG/P and BG/L)
- Job schedulers on Cray are not topology aware
- Performance Benefit at 2048 cores: 40% (XT3), 45% (BG/P), 41% (BG/L)





Case Study II: NAMD



Communication between patches and computes

Topology aware placement of computes

A. Bhatele, L.V. Kale and S. Kumar, Dynamic Topology Aware Load Balancing Algorithms for Molecular Dynamics Applications, In 23rd ACM International Conference on Supercomputing (ICS), 2009.



August 3rd, 2010

22



TeraGrid '10 © Abhinav Bhatele

 Evaluation Metric: Hop-bytes

$$HB = \sum_{i=1}^{n} d_i \times b_i \qquad \begin{array}{l} \mathbf{d_i} = \mathbf{c} \\ \mathbf{b_i} = \mathbf{b} \\ \mathbf{n} = \mathbf{n} \end{array}$$

d_i = distance b_i = bytes n = no. of messages

- Indicates amount of traffic and hence contention on the network
- Previously used metric: maximum dilation

$$d(e) = max\{d_i | e_i \in E\}$$



23

Measured Hop-bytes





23 PPL

TeraGrid '10 © Abhinav Bhatele

































Results: 2D Stencil on Blue Gene/P

Hop-bytes



PPL vivc

25

TeraGrid '10 © Abhinav Bhatele

Results: 2D Stencil on Blue Gene/P

Performance Hop-bytes **Default Mapping Default Mapping Topology Mapping Topology Mapping** 20 470 Time per step (ms) 452.5 15 Hops per byte 435 10 417.5 5 0 400 1024 2048 4096 8192 16384 512 2048 4096 8192 16384 512 024 Number of cores Number of cores



25

TeraGrid '10 © Abhinav Bhatele

Increasing communication

- With faster processors and constant link bandwidths
 - computation is becoming cheap
 - communication is a bottleneck
- Trend for bytes per flop
 - XT3: 8.77
 - XT4: I.357
 - XT5: 0.23











26







 Performance improvement negligible on 256 and 512 cores





- Performance improvement negligible on 256 and 512 cores
- On 1024 nodes:
 - Hops reduce by: 64%
 - Time for communication reduces by 11%
 - Performance improves by 17%







- Performance improvement negligible on 256 and 512 cores
- On 1024 nodes:
 - Hops reduce by: 64%
 - Time for communication reduces by 11%
 - Performance improves by 17%





- Performance improvement negligible on 256 and 512 cores
- On 1024 nodes:
 - Hops reduce by: 64%
 - Time for communication reduces by 11%
 - Performance improves by 17%







Results: POP on Blue Gene/P





Results: POP on Blue Gene/P

- In VN mode (using all 4 cores per node):
 - Reduction in hops: 60%
 - No improvement in overall performance





Results: POP on Blue Gene/P

- In VN mode (using all 4 cores per node):
 - Reduction in hops: 60%
 - No improvement in overall performance
- In spite of POP spending 55% time in communication
 - MPI_Waitall and MPI_Allreduce







Summary

- Contention in modern day supercomputers can impact performance: makes mapping important
 - Even for high bandwidth interconnects such as Cray
- Certain classes of applications (latency sensitive, communication bound) benefit most
 - OpenAtom shows performance improvements of up to 50%
 - NAMD improvements for > 4k cores
- Developing an automatic mapping framework
 - Relieve the application developer of the mapping burden



Questions?

Acknowledgements:

IBM Watson Research Center (Blue Gene/L): Fred Mintzer, Glenn Martyna Pittsburgh Supercomputing Center (Cray XT3): Chad Vizino, Shawn Brown Argonne National Laboratory (Blue Gene/P): Pete Beckman, Charles Bacon Oak Ridge National Laboratory (Cray XT4/5): Donald Frederick, Patrick Worley

Funded in part by the Center for Simulation of Advanced Rockets (Univ. of Illinois) through DOE Grant B341494

E-mail: <u>bhatele@illinois.edu</u>